mirror of
				https://git.suyu.dev/suyu/suyu.git
				synced 2025-11-01 07:16:42 +08:00 
			
		
		
		
	shader_decode: Implement IADD32I
This commit is contained in:
		
							parent
							
								
									4316eaf75c
								
							
						
					
					
						commit
						af5c6e4ccb
					
				| @ -24,6 +24,17 @@ u32 ShaderIR::DecodeArithmeticIntegerImmediate(BasicBlock& bb, u32 pc) { | |||||||
|     Node op_b = Immediate(static_cast<s32>(instr.alu.imm20_32)); |     Node op_b = Immediate(static_cast<s32>(instr.alu.imm20_32)); | ||||||
| 
 | 
 | ||||||
|     switch (opcode->get().GetId()) { |     switch (opcode->get().GetId()) { | ||||||
|  |     case OpCode::Id::IADD32I: { | ||||||
|  |         UNIMPLEMENTED_IF_MSG(instr.op_32.generates_cc, | ||||||
|  |                              "Condition codes generation in IADD32I is not implemented"); | ||||||
|  |         UNIMPLEMENTED_IF_MSG(instr.iadd32i.saturate, "IADD32I saturation is not implemented"); | ||||||
|  | 
 | ||||||
|  |         op_a = GetOperandAbsNegInteger(op_a, false, instr.iadd32i.negate_a, true); | ||||||
|  | 
 | ||||||
|  |         const Node value = Operation(OperationCode::IAdd, PRECISE, op_a, op_b); | ||||||
|  |         SetRegister(bb, instr.gpr0, value); | ||||||
|  |         break; | ||||||
|  |     } | ||||||
|     case OpCode::Id::LOP32I: { |     case OpCode::Id::LOP32I: { | ||||||
|         UNIMPLEMENTED_IF_MSG(instr.op_32.generates_cc, |         UNIMPLEMENTED_IF_MSG(instr.op_32.generates_cc, | ||||||
|                              "Condition codes generation in LOP32I is not implemented"); |                              "Condition codes generation in LOP32I is not implemented"); | ||||||
|  | |||||||
		Loading…
	
	
			
			x
			
			
		
	
		Reference in New Issue
	
	Block a user