yuan/suyu
1
0
Fork 0
mirror of https://git.suyu.dev/suyu/suyu.git synced 2025-11-04 12:34:39 +08:00
Code Issues Packages Projects Releases Wiki Activity

rescaling_pass: Fix and simplify shuffle/fragcoord pass

Browse Source
This commit is contained in:
ameerj 2021-09-17 21:31:29 -04:00 committed by Fernando Sahmkow
parent b3a9c8f108
commit edb5844240
1 changed files with 20 additions and 26 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

46
src/shader_recompiler/ir_opt/rescaling_pass.cpp
View File

@ -14,45 +14,39 @@
namespace Shader::Optimization { namespace Shader::Optimization {
namespace { namespace {
void VisitMark(const IR::Program& program, IR::Inst& inst) { void VisitMark(const IR::Program& program, const IR::Inst& inst) {
const bool is_fragment_shader{program.stage == Stage::Fragment}; const bool is_fragment_shader{program.stage == Stage::Fragment};
if (!is_fragment_shader) {
return;
}
switch (inst.GetOpcode()) { switch (inst.GetOpcode()) {
case IR::Opcode::ShuffleIndex: case IR::Opcode::ShuffleIndex:
case IR::Opcode::ShuffleUp: case IR::Opcode::ShuffleUp:
case IR::Opcode::ShuffleDown: case IR::Opcode::ShuffleDown:
case IR::Opcode::ShuffleButterfly: { case IR::Opcode::ShuffleButterfly: {
const auto try_mark = [is_fragment_shader](IR::Inst* op) { const IR::Value shfl_arg{inst.Arg(0)};
const IR::Attribute attr{op->Arg(0).Attribute()}; if (shfl_arg.IsImmediate()) {
break;
}
const IR::Inst* const arg_inst{shfl_arg.InstRecursive()};
if (arg_inst->GetOpcode() != IR::Opcode::BitCastU32F32) {
break;
}
const IR::Value bitcast_arg{arg_inst->Arg(0)};
if (bitcast_arg.IsImmediate()) {
break;
}
IR::Inst* const bitcast_inst{bitcast_arg.InstRecursive()};
if (bitcast_inst->GetOpcode() == IR::Opcode::GetAttribute) {
const IR::Attribute attr{bitcast_inst->Arg(0).Attribute()};
switch (attr) { switch (attr) {
case IR::Attribute::PositionX: case IR::Attribute::PositionX:
case IR::Attribute::PositionY: case IR::Attribute::PositionY:
if (is_fragment_shader) { bitcast_inst->SetFlags<u32>(0xDEADBEEF);
op->SetFlags<u32>(0xDEADBEEF);
}
break; break;
default: default:
break; break;
} }
};
const IR::Value param_1{inst.Arg(0)};
if (param_1.IsImmediate()) {
break;
}
IR::Inst* op_a{param_1.InstRecursive()};
if (op_a->GetOpcode() == IR::Opcode::GetAttribute) {
try_mark(op_a);
break;
}
if (op_a->GetOpcode() != IR::Opcode::BitCastF32U32) {
break;
}
const IR::Value param_2{op_a->Arg(0)};
if (param_2.IsImmediate()) {
break;
}
IR::Inst* op_b{param_2.InstRecursive()};
if (op_b->GetOpcode() == IR::Opcode::GetAttribute) {
try_mark(op_b);
} }
break; break;
} }